Added entities
This commit is contained in:
parent
ede4876d47
commit
64d566d9c7
21
entities/controller.sv
Normal file
21
entities/controller.sv
Normal file
@ -0,0 +1,21 @@
|
|||||||
|
module controller
|
||||||
|
(input logic clk,
|
||||||
|
input logic reset,
|
||||||
|
|
||||||
|
input logic sensor_l,
|
||||||
|
input logic sensor_m,
|
||||||
|
input logic sensor_r,
|
||||||
|
|
||||||
|
input logic [?:0] count_in,
|
||||||
|
output logic count_reset,
|
||||||
|
|
||||||
|
output logic motor_l_reset,
|
||||||
|
output logic motor_l_direction,
|
||||||
|
|
||||||
|
output logic motor_r_reset,
|
||||||
|
output logic motor_r_direction);
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
endmodule
|
||||||
|
|
12
entities/inputbuffer.sv
Normal file
12
entities/inputbuffer.sv
Normal file
@ -0,0 +1,12 @@
|
|||||||
|
module inputbuffer
|
||||||
|
(input logic clk,
|
||||||
|
input logic sensor_l_in,
|
||||||
|
input logic sensor_m_in,
|
||||||
|
input logic sensor_r_in,
|
||||||
|
output logic sensor_l_out,
|
||||||
|
output logic sensor_m_out,
|
||||||
|
output logic sensor_r_out);
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
endmodule
|
10
entities/motorcontrol.sv
Normal file
10
entities/motorcontrol.sv
Normal file
@ -0,0 +1,10 @@
|
|||||||
|
module motorcontrol
|
||||||
|
(input logic clk,
|
||||||
|
input logic reset,
|
||||||
|
input logic direction,
|
||||||
|
input logic [?:0] count_in,
|
||||||
|
output logic pwm);
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
endmodule
|
14
entities/robot.sv
Normal file
14
entities/robot.sv
Normal file
@ -0,0 +1,14 @@
|
|||||||
|
module robot
|
||||||
|
(input logic clk,
|
||||||
|
input logic reset,
|
||||||
|
|
||||||
|
input logic sensor_l_in,
|
||||||
|
input logic sensor_m_in,
|
||||||
|
input logic sensor_r_in,
|
||||||
|
|
||||||
|
output logic motor_l_pwm,
|
||||||
|
output logic motor_r_pwm);
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
endmodule
|
8
entities/timebase.sv
Normal file
8
entities/timebase.sv
Normal file
@ -0,0 +1,8 @@
|
|||||||
|
module timebase
|
||||||
|
(input logic clk,
|
||||||
|
input logic reset,
|
||||||
|
output logic [?:0] count);
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
endmodule
|
Loading…
x
Reference in New Issue
Block a user