EE/q3-dsb-labs
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
22 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
lasse ce5107b6ad route_planner_DSB
2025-03-27 11:19:58 +01:00
.vscode
route_planner_DSB
2025-03-27 11:19:58 +01:00
ch4
Fixed code not working
2025-02-20 12:57:17 +01:00
entities
implenet buffer and controller
2025-02-20 10:05:52 +01:00
line-follower
route_planner_DSB
2025-03-27 11:19:58 +01:00
.envrc
Initialized devenv
2025-02-10 14:09:27 +01:00
.gitignore
route_planner_DSB
2025-03-27 11:19:58 +01:00
.svlint.toml
Added timebase
2025-02-10 14:29:25 +01:00
devenv.lock
Added line follower boilerplate
2025-03-27 08:43:41 +01:00
devenv.nix
Added line follower boilerplate
2025-03-27 08:43:41 +01:00
devenv.yaml
Initialized devenv
2025-02-10 14:09:27 +01:00
README.md
Added counter
2025-02-10 15:16:23 +01:00

README.md

DSB course

Chapter 4

Minimum number for counter:


N(t_{PWM}) = t_{PWM} * f

Number of required bits:


N = ^2log(N + 1)
Description
No description provided
Readme 67 KiB
Languages
SystemVerilog 49.2%
C 40.7%
Nix 10.1%