15 lines
220 B
Systemverilog
Raw Permalink Normal View History

2025-02-10 14:49:01 +01:00
module robot
(input logic clk,
input logic reset,
input logic sensor_l_in,
input logic sensor_m_in,
input logic sensor_r_in,
output logic motor_l_pwm,
output logic motor_r_pwm);
endmodule